中文 Home|Support
Products | SoC Services | Methodologies | Partners | Corporate
  Methodologies
FPGA-Based ESL
TAI Architecture
Secure IP Evaluation
Glossary of Terms
 
Home >> Methodologies > FPGA-Based ESL


Design Flow TAI IP Solution Benefits

Our FPGA-based design methodology is a system-level design flow in which designers use plug-and-play FPGA-based IP modules to create system configurations that are both accurate and high-performance.

As the figure below illustrates, designers can perform architectural design, IP integration, software development, HW/SW co-verification, and FPGA prototyping all in the same FPGA-based ESL design platform.

For all these benefits, however, conventional FPGA-based IP modules are not readily compatible with each other and are difficult to debug. With S2C's TAI IP technology, system designers can now enjoy the benefits of FPGA-based ESL design without having to deal with its conventional drawbacks.

General Features:
  Verify the system and software before RTL development
 

Design and verify the system on a single FPGA-based platform

 

Correlate actual design implementation with system level models

 

Copyright © 2004-2008, S2C Inc. All rights reserved
Site Map | Contact Us