Comprehensive Self-Test
TAI Logic Module's comprehensive Self-Test capability lets you focus on debugging your design rather than debugging your FPGA prototype. In a matter of minutes, you can pinpoint any potential hardware problems such as a bad external connector pin, a broken net between FPGAs, or an undetected clock input. You can then choose to fix the hardware problem or work around it and continue working on your design.
 |
| Spend time and resources on validating your designs rather than dealing with the common bottleneck of FPGA board debugging. |
|
Stackable, Scalable, Reusable
Whether the size of your current design exceeds that which two of the largest Xilinx Virtex-4 FPGAs can hold or you are simply concerned about your design's future expansion requirements, TAI Logic Module is your scalable solution. TAI Logic Modules are architected with stacking capability – allowing you to build configurations with different logic and memory capacity parameters.
Stackable architecture means that TAI Logic Modules are truly reusable. When your next project design grows in size, simply add another TAI Logic Module to upgrade your capacity and configure your FPGA prototyping platform by reusing your first TAI Logic Module.
Advanced Functions Expandable through TAI Pod
TAI Logic Module provides a range of advanced functions when equipped with S2C's optional TAI Pod module. These advanced features include:
| |
 |
Dynamic interconnection and debugging channels among multiple TAI Logic Modules solve FPGA pin limitations when user partitions are designed to multiple FPGAs |
| |
|
Global clock generation and management |
| |
|
Integrated logic and data analyzer among multiple FPGAs |
| |
|
Co-emulation with RTL simulators such as NC- Verilog, VCS, and MTD |
| |
|
Vector mode testing |
| |
|
Transaction-based co-modeling through SCE-MI interface |
|
|
