S2C Limited.
S2C Limited.

AXI Hardware/Software Verification for ASICs: A Case Study | ARM

AXI Hardware/Software Verification for ASICs: A Case Study | ARM Nov 30, 2015

Rob van Blommestein, S2C Inc.  2015-11-30 19:27:00 ARM Processors


Wave Semiconductor is developing a programmable data flow computing accelerator with IP forming massively parallel reconfigurable processor arrays and a fabric interconnect. As part of their strategy, Wave is pushing AXI for IP interconnect in FPGAs to aid in integration.  The use of AXI-connected IP in FPGAs is great for reducing partitioning differences between FPGA-based prototypes and the final ASIC.   By using the AXI interconnect, the FPGA-based prototyping platform can dynamically load, unload, and debug software through AXI on the FPGAs using a host PC. Production C code can then be used to verify the FPGA-based prototype.  Wave used S2C’s Prodigy ProtoBridge with a driver that connects to a Xilinx PCIe IP block in the Prodigy Logic Module giving the PC user-level access to the AXI master, simplifying read/write to the entire FPGA using C/C++ calls.  A SystemVerilog (SV) Direct Programming Interface based AXI Master Transactor spans between the SV testbench and C code.  By preserving the ability to run the SV testbench and use more conventional simulation tools, yet run production C code, Wave has combined the best of both worlds on S2C’s Prodigy Prototyping Platform.


Chris Nicol, CTO of Wave Semiconductor, is quoted as saying “The S2C solution included all of the modules needed to interface a host computer to a prototype of our SoC IP.  The API was straightforward to use and enabled rapid prototyping of our host software. We were able to prove our processor fabric technology with a minimal outlay of time and resources. As such, it is an ideal fit for what we needed, and allowed us to transition with confidence from the product concept to the development stage.

Back to list Back to list
Related S2C Complete Prototyping Solutions
Expansions & Accessories
FMC-HPC Converter Module, FMC-LPC Converter Module, Pin Header Module, HT3 Converter Module, Mini-SAS Converter Module
ARM Processors
Zynq Interface Module, SO-DIMM Memory Module
Neuro
Neuro enables users to quickly access FPGA computing power and CPU cluster resources deployed in data centers or company computer rooms through various terminal devices.
What's New at S2C
Request for Quote
What type of chip are you designing
What is the capacity of the ASIC gate included in the design?
5 million-20 million
20 million-50 million
50 million-100 million
100 million-1 billion
More than 1 billion
Which FPGA do you prefer to use?
Xilinx VU440
Xilinx KU115
Xilinx VU19P
Xilinx VU13P
Xilinx VU9P
Intel S10-10M
Intel S10-2800
Not sure, need professional advice
What kind of FPGA configuration do you need?
Single FPGA
Dual FPGA
Four FPGAs
Eight FPGAs
Not sure, need professional advice
What kind of peripheral interface do you need?
How many prototype verification platforms do you need?
Do you need the following tools?
Segmentation tool
Multiple FPGA debugging tools
Co-modeling tool (allows large amounts of data to interact between FPGA and PC host)
When do you need to use our products?
0-6 months
6-12 months
More than 12 months
Not sure
Any additional comments?