S2C Limited.
S2C Limited.
Verification Flow

Funictional Verification

What is functional verification?

In EDA (electronic design automation), functional verification verifies that the logic design conforms to specification. Functional verification does not confirm the correctness of the design specification and assumes that the design specification is correct. It is one of the most challenging steps of the IC design cycle and is the main reason for IC re-spin.


Why is functional verification necessary?


In the 2020 Wilson Research Group Functional Verification Study, figure 1 shows various categories of design flaws contributing to IC/ASIC re-spins, where the percentage of “logic or functional flaws” remains the leading cause of bugs.



asic type of flaws contributing to respin

Figure 1: Type of ASIC Flows Contributing to Re-spin


Functional verification can be attacked by many methods, but none of them are perfect. Each can be helpful in certain circumstances.

  • Logic simulation

  • Emulation

  • FPGA-based Prototyping

  • Formal verification



Purpose of the functional verification


  • Functional correctness of individual IPs

  • Internal module communication

  • External module communication

  • End to end functional paths

  • Pad connectivity

  • Clock and reset circuits

  • Power up and down sequence

  • Complete integration of all IPs


Related S2C Complete Prototyping Solutions
Memory Modules
DDR3 Memory Module, DDR3 Memory Module Type B, 8GB DDR4 Non-ECC,16GB DDR4 ECC
Stratix 10 Series
S2C's Stratix 10 Prodigy Logic Systems offers easy and cost-effective path to higher density FPGA. The Stratix10 Prodigy Logic Systems are available in the following FPGAs: Stratix 10GX2800 and GX10M.
High Speed MCIO Peripherals
8-Lane PCIe Root Complex MCIO ModuleProvides one x16 PCIe Slot, only support 8 lanesProvides one 100MHz reference clockProvides 3 LEDs and 1 Push ButtonsOccupies two MCIO connectorsMCIO to PGT Convert...
What's New at S2C
Request for Quote
What type of chip are you designing
What is the capacity of the ASIC gate included in the design?
5 million-20 million
20 million-50 million
50 million-100 million
100 million-1 billion
More than 1 billion
Which FPGA do you prefer to use?
Xilinx VU440
Xilinx KU115
Xilinx VU19P
Xilinx VU13P
Xilinx VU9P
Intel S10-10M
Intel S10-2800
Not sure, need professional advice
What kind of FPGA configuration do you need?
Single FPGA
Dual FPGA
Four FPGAs
Eight FPGAs
Not sure, need professional advice
What kind of peripheral interface do you need?
How many prototype verification platforms do you need?
Do you need the following tools?
Segmentation tool
Multiple FPGA debugging tools
Co-modeling tool (allows large amounts of data to interact between FPGA and PC host)
When do you need to use our products?
0-6 months
6-12 months
More than 12 months
Not sure
Any additional comments?